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Introduction
The scaling of CMOS devices down to nanometric sizes has lead to various integrations strategies to control short channel effects. Two distinct integrations are now clearly identified for technological nodes below 20 nm: FINFET integration [1, 2] and FD-SOI [3] .
FDSOI integration requires the use of very thin channel materials, typically below 7 nm to obtain an accurate control of the channel [4, 5] . Such dimensions are inadequate for junction engineering in the source and drains, which thus needs to be raised by Epitaxy. This technique is commonly referred to as Raised Source Drain (RSD) in the literature [6] . Figure 1 schematizes the principal fabrication steps of RSD devices. The basic brick for designing and building a FDSOIbased device consists in a SOI substrate formed by an ultra-thin Si or SiGe film, defining the device channel, on a thick insulator (BOX for buried oxide) bonded to a Si substrate. In the first steps of the process, the SOI substrate is topped by a 3D gate insulated from the channel by a High-K dielectric layer (HfO 2 ). The whole surface is covered with thin low-k dielectric layers (0p) of silicon nitride (typically Si 3 N 4 or SiBCN). This step is followed by a photoresist coating which, after photolithography, exposes denuded zones for further etching of the low-k dielectric layers (step 2). The etching leaves resist residues that are removed by successive dry (plasma) and wet strips but leads to the formation of an oxide layer (step 3). The step 4 consists in removing the so-formed oxide layer (while avoiding any silicon nitride
A C C E P T E D M A N U S C R I P T 2 consumption) followed by a surface cleaning. The last step (step 5) is the subsequent epitaxial growth of the SiGe:B raised source and drain. Notice that conventional cleaning processes of SOI samples are usually based on high temperature treatments but such thermal treatments cannot be used for ultra-thin SOI films that, when heated, agglomerate in 3D islands [7, 8, 9, 10, 11, 12] . In Ref. [12] we proposed a new plasma-based cleaning methods (SiCoNi process) for SOI substrates that avoids any high temperature treatment. In this study, our goal is to go beyond this first approach and to integrate these etching and cleaning methods in the principal fabrication steps of SOI-based devices. From a methological point of view, we focus in this study on the ultimate criterion to optimize the different technological steps involved in the RSD-epitaxy brick that consists in a careful comparison of the electrical performances of the devices fabricated with or without the optimizated processes. Details regarding the targets for the different electrical performances and parameters can be found in Ref. [24] . In this paper, we will simply use, as an ultimate test, the increase of the number of active dies per cm2 issued from the optimized process. The paper, is divided in four parts: after a short presentation of the methodology, we describe the silicon nitride deposition (low-k dielectric layer), its etching properties and the queue time effect after etching (steps 1 and 2). In the third part we show how SiCoNi process may be modified to increase the SiO 2 /silicon nitride etching selectivity (step 4). In the fourth part we show that a combination of wet and siconibased methods enables to obtain a channel clean surface whose state (roughness, contamination, defectivity) enables a subsequent RSD epitaxy of good quality. For the sake of simplicity we will not study real devices (characterized by complex 3D geometries) but will focus on planar surfaces that reproduce the successive technological processes including thin-film deposition, etch, clean... The so-studied samples (300 mm wafers) are described in Fig. 2 . They simulate the initial SOI surface state ( Fig. 2. 2) exposing the channel surface,
the surface state after silicon nitride deposition (low-k dielectric layer deposition, Fig. 2.3 ), after the silicon nitride etching (Fig. 2.4 II/ Optimization of step 2: silicon nitride deposition and etching
II.1/ Silicon nitride choice
For CMOS technologies, oxide or nitride dielectrics are used to encapsulate and isolate the gate laterally ( Fig. 1 step 1 , see appendix B for details regarding the dielectric layer deposition). These dielectric layer also has a spacer function to precisely localize dopant implantations and subsequent RSD epitaxial growth close to the gate. Since these doped regions must be very close to the channel, the spacer has to be as thin as possible. The lower limit of the thickness can be reduced by using low permittivity material. Other criteria have to be taken into consideration to choose the dielectric material. It should resist to HF etching and should not oxidize. Si 3 N 4 silicon nitride is standardly used in CMOS technology as a low-k dielectectric. However, boron decreases the silicon nitride permittivity and carbon increases its resistance to HF etching [13] . Consequently SiBCN coating has been considered in the present work as it decreases the effective capacitance of the spacer (permittivity of 5.2 instead of 7.5 for Si 3 N 4 ) and improves by 10% the performance and speed of the final transistor compared to standard nitride spacer [14] .
II.2/ Silicon nitride characterization after deposit
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4 Figure 3 shows AFM images and RMS measurements of surfaces after nitride deposition. The measured roughness is smaller for Si 3 N 4 than for SiBCN by almost a factor 2. Such a difference is essentially due to the grain size. Indeed despite a polycrystalline configuration for both materials, SiBCN forms larger grains than Si 3 N 4 (see AFM pictures) [13, 14] .
The surface defectivity measured by SIR is greater for SiBCN than for Si 3 N 4 (~30 defects per wafer). Despite its greater defectivity, SiBCN material shows better performance (permittivity and etching selectivity -see section III). As a result, we will use SiBCN as a dielectric spacer in the following. 
II.3/ Silicon nitride etching and queue time impact
In CMOS technology, the removal of the silicon nitride film (step 2) is a critical step as it represents a possible source of device damages. Indeed a possible over-etch of the nitride may result in damages of a thin oxide and the underlying silicon substrate [15] . For this purpose, in industrial conditions, the etching is generally realized in two stages: a quick etching stage followed by a slow selective etching stage. This procedure avoids corner effects at the vertical-spacer/channel junction and thus helps to obtain a vertical spacer with a constant thickness. In the case under study (simulation process) we only use the quick etching stage. The silicon nitride etching ( Fig. 1 step 2) consists in dry/etch based on N 2 /O 2 plasma.
For practical reasons, there is always a queue time between the etching (step 2) and the surface preparation before the RSD deposition ( Fig. 1 step 5 ). During this queue time the surface may degrade by surface contamination and/or oxidation. This queue-time cannot be reduced to zero. We thus study the influence of the queue time on the surface defects (Fig.4) and on the surface roughness (Fig. 5) . As shown in Fig 4, the etching may leave polymers defects (typically CF x H, CF x N, CF x O) and resin residues (CH-CH) on the surface. Due to their high volatility these residues may partially disappear during the queue time. It is for instance the case for fluoride components which reduce by a factor 2 for queue times of 14 days (see table 3 ). However, at smaller scale, polymers tracks remain, so the surface has to be cleaned by wet and dry strips [16] . In Figure 5 we report the RMS height variation measured just after the silicon nitride etching when the wet/dry strips have been carried out right after the nitride etch or after a queue-time. As evidenced in Fig 5, (i) the RMS post etching are similar for SiGe and silicon channels (RMS = 0.15 ±0.01 nm), (ii) the roughening induced by the cleaning (dry + wet) does not change for SiGe but roughly increases by a factor 3 for silicon (the SiCoNi plasma is known to degrade more silicon than germanium surface [15] ), (iii) the queue-time affects more the SiGe surface than the already degraded Si surface. The main contaminants (F, O and C) detected by XPS are reported in Table 3 . Contrary to fluorine witch desorbs during the queue-times, carbon and oxygen contaminations slightly increase with time. Finally, notice that, the surface contamination has a huge effect on the subsequent epitaxy. For instance we report in Fig. 7 SEM images obtained after subsequent epitaxy of SiGe:B on these contaminated surfaces. Since the epitaxy enlarges the surface defects [12] the queue time drastically decreases the quality of the epitaxial layer. Such large defects correspond to bright spots in post-clean AFM images in Fig.5 .
F(<1%), O and C(detection limit)
Figure 6: Top view SEM images after SiGe:B epitaxy. (a) Raised source and drain reference epitaxy (SiGe:B) with no queue-time, (b) Epitaxy (SiGe:B) raised source and drain on Si with queue-times (Day +14), (c) Epitaxy (SiGe:B) raised source and drain on SiGe with queuetimes (Day +14).
III/ Optimization of step 4: SiO 2 /silicon nitride etching selectivity
As shown in Fig 1, step 4 ACCEPTED MANUSCRIPT
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6 their standard-recommended values according to a well-known design of experiments (DOE, see appendix C for details) [17] . The etching ratios, obtained with each process, have been evaluated from thickness change measurements by spectroscopic ellipsometry. The etching rates are reported in Table 4 The results show that the selectivity decreases with a reduction of the NF 3 gas flow with respect to the NH 3 (compare for instance processes 2 and 3 or 9 and 10). The selectivity rate increases with the temperature. The heating time does not have any impact on the selectivity, but a minimum time must be kept for salt desorption. The results, synthesized in Fig. 7 , unambiguously show that the best selectivity is achieved for process 9 of Table 4 , i.e. with low temperature and high gas flow. Moreover for a given process (reference process) a better selectivity is achieved with SiBCN than with Si 3 N 4 . Beyond the etching selectivity, the different processes, described in Table 4 , lead to different surface states that have been characterized by SIR and are described in Table 5 . We artificially divide the defects in two populations: "Small defects" (40 nm <x ≤ 150 nm) and "large defects" (150nm <x ≤ 1 µm). The number of defects increases for lower temperatures and higher NF 3 /NH 3 flow ratio but still remains fully compatible with device working conditions for all reported samples. 
IV/ Optimization of step 5: combination of wet and dry cleanings to improve the channel surface quality
Throughout the successive technological steps, the devices to-be are
regularly cleaned. It is especially the case of the channel surface on which any defect may be detrimental for subsequent source and drain epitaxy. Based on our previous work [12] on the optimization of the surface cleaning of a SOI wafer (zero level in Fig 1) we compare the states (roughness, contamination, defectivity) of the channel surface that result from various combinations of wet and SiCoNi-based dry cleanings.
All the experimental results are compared to a reference process that corresponds to a surface simply exposed to HF-RCA + SiCoNi treatment (best cleaning treatment for the initial stage depicted in Fig. 2  [12] ). Figure 8 shows the total number of defects (measured by SIR) after nitride deposition, after nitride etching and after different cleaning processes. After silicon nitride deposition and etching, the number of defects remains low for both Si and SiGe surfaces. For most of the tested clean combinations, the surface defectivity remains comparable with the reference process. Only the single SiCoNi clean produces a significant larger number of defects. However when combined with the HF-last process (HFlast+SiCoNi), the resulting surface exhibits a number of defects per wafer lowered by a factor 2 with respect to the reference process (HF RCA+SiCoNi).
IV.1/ Comparison of surface defectivity before and after cleaning
The benefit of SiCoNi is thus clearly evidenced: without SiCoNi cleaning the defectivity is above 4 defects.cm -2 and with the SiCoNi process, this number is reduced to less than 0.1 defect.cm -2 . 
IV.2/ Surface contamination induced by the cleaning processes
A quantitative analysis of the surface residual contamination due to cleaning processes is not easy to perform since in our experimental conditions we transfer the sample from the cleaning chamber to another chamber equipped with analytical tools. This transfer may contribute to surface contamination. The surface contamination has thus been analyzed by SIMS on capped films that means after subsequent epitaxy of a protective layer (SiGeB in our case).
The SIMS concentration profiles I(z),
where z is the analysis depth normalized to the thickness of the SiGe:B epitaxial deposit, obtained after the different cleaning processes are reported in Fig 9. The surface of the epitaxially grown film corresponds to z=0 while the location of the initial cleaned surface (before being further embedded by protective epitaxy) corresponds now to the interface located at z=1. For the sake of clarity, the SIMS profiles corresponding to different cleaning processes have been vertically shifted.
According to the cleaning process various residual contaminants have been detected. They are reported in Table 6 and
essentially correspond to C, O, Cl and F. We can see that most of the cleaning methods, excepted the HF-RCA+SiCoNi and HF-last process, lead to a surface contamination greater than the one measured on the reference sample cleaned by HF-RCA+SiCoNi [12] . Notice that the F contamination, and the residual associated roughness, may be reduced by a decrease of the queue time between the formation of the (NH 4 ) 2 SiF 6 salt and its desorption during the SiCoNi process (see ref [12] Table 7 synthesizes the main results. In terms of defectivity, contamination at the SiGe/SiGe:B interface (channel/RSD interface)
IV.3/ Synthesis
and morphology, the best surface state is reached with HF RCA + SiCoNi. Even if the SIMS profiles are slightly wider in this study than those reported in [12] , the final surface state is comparable to the one obtained by the standard low temperature treatment used for SiGe in its bulk configuration [12] .
Process
Defectivity Contamin ation
Morpho logy 
VII/ Improvement of electrical devices
Electrical performances have been measured on an ensemble of MOSFET transistors. More precisely characteristics in current and tension, leakage currents, carrier mobility, access resistance and capacity values have been measured. They are reported in Ref. [24] . The characteristics of the optimized devices all belong to the targeted values which have been standardly defined as a prerequisite for being used in electronic industry (ITRS roadmap). The ultimate test is the number of active dies per wafer, that means the number of dies that perfectly fit the functioning zone. This analysis show a huge enhancement of this percentage since the number of electrical active devices increases from 40 % to 90 %.
VIII/ Conclusion
Studying planar surfaces that simulate the principal steps of fabrication of FD-SOI based devices, we have been able to optimize the conditions to epitaxially grow Raised Source and Drain. More precisely we show that:
(1) The best silicide to be used is SiBCN.
(2) The SiCoNi process may be adapted to control the SiO 2 /Silicon nitride etching selectivity.
(3) The queue time between nitride etching and surface cleaning has to be reduced to avoid surface contamination, (4) The best surface preparation for raised source and drain integration in FD-SOI devices is the HF-RCA + SiCoNi (process 9 in table 3). Such a low thermal budget process corresponds to an optimized version of the method proposed in Ref. [12] and avoids any dewetting of the channel in the experimental conditions used.
(5) Analysis of electrical devices show that all these improvements lead to a doubling of the percentage of electrical active dies per wafer.
The so proposed recipes developed for blanket wafers may be easily transferred to real patterned substrate to reach high quality CMOS devices as shown in Fig. 10 . 
